IN THE CLAIMS

Please cancel claims 40-41, 44, 46-48, 53, 55, 57, 59 and 61-80. Please amend claims 1, 14-39, 42-43, 45, 49-52, 54, 56, 58, and 60. Please add new claim 81.

1. (Currently amended) A ferroelectric, non-volatile, SR flip-flop as in claim 81 in which the first logic gate comprises a first NAND gate and the second logic gate comprises a second NAND gate comprising:

a set input;

a reset input;

a Q output;

a complementary Q output;

a first NAND gate having an internal circuit node, a first input coupled to the set input, a second input coupled to the output, and an output coupled to the complementary Q output;

a second NAND gate having an internal circuit node, a first input coupled to the reset input, a second input coupled to the complementary Q output, and an output coupled to the Q output; and

a ferroelectric capacitor circuit coupled between the internal node of the first NAND gate and the internal node of the second NAND gate.

2. (Original) The SR flip-flop of claim 1 in which the first NAND gate comprises:

a first P-channel transistor having a gate coupled to the first input, a source coupled to a voltage source, and a drain coupled to the output;

a second P-channel transistor having a gate coupled to the second input, a source coupled to the voltage source, and a drain coupled to the output;

a first N-channel transistor having a drain coupled to the output, a gate coupled to the second input, and a source coupled to the internal circuit node; and

a second N-channel transistor having a drain coupled to the internal circuit node, a gate coupled to the first input, and a source coupled to ground.

3. (Original) The SR flip-flop of claim 1 in which the first NAND gate comprises:

a first P-channel transistor having a gate coupled to the first input, a source coupled to a first controlled power supply, and a drain coupled to the output;

a second P-channel transistor having a gate coupled to the second input, a source coupled to the first controlled power supply, and a drain coupled to the output;

a first N-channel transistor having a drain coupled to the output, a gate coupled to the second input, and a source coupled to the internal circuit node; and

a second N-channel transistor having a drain coupled to the internal circuit node, a gate coupled to the first input, and a source coupled to a second controlled power supply.

4. (Original) The SR flip-flop of claim 1 in which the second NAND gate comprises:

a first P-channel transistor having a gate coupled to the first input, a source coupled to a voltage source, and a drain coupled to the output;

a second P-channel transistor having a gate coupled to the second input, a source coupled to the voltage source, and a drain coupled to the output;

a first N-channel transistor having a drain coupled to the output, a gate coupled to the second input, and a source coupled to the internal circuit node; and

a second N-channel transistor having a drain coupled to the internal circuit node, a gate coupled to the first input, and a source coupled to ground.

5. (Original) The SR flip-flop of claim 1 in which the second NAND gate comprises:

a first P-channel transistor having a gate coupled to the first input, a source coupled to a first controlled power supply, and a drain coupled to the output;

a second P-channel transistor having a gate coupled to the second input, a source coupled to the first controlled power supply, and a drain coupled to the output;

a first N-channel transistor having a drain coupled to the output, a gate coupled to the second input, and a source coupled to the internal circuit node; and

a second N-channel transistor having a drain coupled to the internal circuit node, a gate coupled to the first input, and a source coupled to a second controlled power supply.

6. (Original) The SR flip-flop of claim 1 in which the ferroelectric capacitor circuit comprises:

a first ferroelectric capacitor coupled between the internal circuit node of the first NAND gate and ground;

a second ferroelectric capacitor coupled between the internal circuit node of the second NAND gate and ground; and

a third ferroelectric capacitor coupled between the internal circuit nodes of the first and second NAND gates.

7. (Original) The SR flip-flop of claim 1 in which the ferroelectric capacitor circuit comprises:

a first ferroelectric capacitor coupled between the internal circuit node of the first NAND gate and ground;

a second ferroelectric capacitor coupled between the internal circuit node of the second NAND gate and ground; and

third and fourth serially-coupled matched ferroelectric capacitors coupled between the internal circuit nodes of the first and second NAND gates.

- 8. (Original) The SR flip-flop of claim 1 further comprising means for selectively coupling the ferroelectric capacitor circuit to the internal nodes of the first and second NAND gates.
- 9. (Original) The SR flip-flop of claim 1 further comprising a pass gate circuit for selectively coupling the ferroelectric capacitor circuit to the internal nodes of the first and second NAND gates.
- 10. (Original) The SR flip-flop of claim 1 further comprising a precharge circuit coupled to the first and second NAND gates.
- 11. (Original) The SR flip-flop of claim 1 further comprising an equalization circuit coupled to the first and second NAND gates.
- 12. (Original) The SR flip-flop of claim 1 further comprising a gate control circuit coupled to the first and second NAND gates.
- 13. (Original) The SR flip-flop of claim 1 in which the first and second NAND gates further comprise an internal drive isolation circuit.
- 14. (Currently amended) A ferroelectric, non-volatile, SR flip-flop as in claim 81 in which the first logic gate comprises a first NOR gate and the second logic gate comprises a second NOR gate comprising:

a set input;

a reset input;

a Q output;

a complementary Q output;

a first NOR gate having an internal circuit node, a first input coupled to the set input, a second input coupled to the output, and an output coupled to the complementary Q output;

a second NOR gate having an internal circuit node, a first input coupled to the reset input, a second input coupled to the complementary Q output, and an output coupled to the Q output; and

a ferroelectric capacitor circuit coupled between the internal node of the first NOR gate and the internal node of the second NOR gate.

15. (Currently amended) The SR flip-flop of claim 1 14 in which the first NOR gate comprises:

a first P-channel transistor having a gate coupled to the first input, a source coupled to a voltage source, and a drain coupled to the internal node;

a second P-channel transistor having a gate coupled to the second input, a source coupled to the internal node, and a drain coupled to the output;

a first N-channel transistor having a drain coupled to the output, a gate coupled to the first input, and a source coupled to ground; and

a second N-channel transistor having a drain coupled to the output, a gate coupled to the second input, and a source coupled to ground.

16. (Currently amended) The SR flip-flop of claim 4 14 in which the first NOR gate comprises:

a first P-channel transistor having a gate coupled to the first input, a source coupled to a first controlled power supply, and a drain coupled to the internal circuit node;

a second P-channel transistor having a gate coupled to the second input, a source coupled to the internal circuit node, and a drain coupled to the output;

a first N-channel transistor having a drain coupled to the output, a gate coupled to the first input, and a source coupled to a second controlled power supply; and

a second N-channel transistor having a drain coupled to the output, a gate coupled to the second input, and a source coupled to the second controlled power supply.

17. (Currently amended) The SR flip-flop of claim 4 14 in which the second NOR gate comprises:

a first P-channel transistor having a gate coupled to the first input, a source coupled to a voltage source, and a drain coupled to the internal circuit node;

a second P-channel transistor having a gate coupled to the second input, a source coupled to the internal circuit node, and a drain coupled to the output;

a first N-channel transistor having a drain coupled to the output, a gate coupled to the first input, and a source coupled to ground; and

a second N-channel transistor having a drain coupled to the output, a gate coupled to the second input, and a source coupled to ground.

18. (Currently amended) The SR flip-flop of claim 4 14 in which the second NOR gate comprises:

a first P-channel transistor having a gate coupled to the first input, a source coupled to a first controlled power supply, and a drain coupled to the internal circuit node;

a second P-channel transistor having a gate coupled to the second input, a source coupled to the internal circuit node, and a drain coupled to the output;

a first N-channel transistor having a drain coupled to the output, a gate coupled to the first input, and a source coupled to a second controlled power supply; and

a second N-channel transistor having a drain coupled to the output, a gate coupled to the second input, and a source coupled to the second controlled power supply.

19. (Currently amended) The SR flip-flop of claim 4 14 in which the ferroelectric capacitor circuit comprises:

a first ferroelectric capacitor coupled between the second input of the first NOR gate and ground;

a second ferroelectric capacitor coupled between the second input of the second NOR gate and ground; and

a third ferroelectric capacitor coupled between the second inputs of the first and second NOR gates.

20. (Currently amended) The SR flip-flop of claim 4 14 in which the ferroelectric capacitor circuit comprises:

a first ferroelectric capacitor coupled between the second input of the first NOR gate and ground;

a second ferroelectric capacitor coupled between the second input of the second NOR gate and ground; and

third and fourth serially-coupled matched ferroelectric capacitors coupled between the second inputs of the first and second NOR gates.

- 21. (Currently amended) The SR flip-flop of claim 1 14 further comprising means for selectively coupling the ferroelectric capacitor circuit to the second inputs of the first and second NOR gates.
- 22. (Currently amended) The SR flip-flop of claim 4 14 further comprising a pass gate circuit for selectively coupling the ferroelectric capacitor circuit to the second inputs of the first and second NOR gates.
- 23. (Currently amended) The SR flip-flop of claim 1 14 further comprising a precharge circuit coupled to the first and second NOR gates.
- 24. (Currently amended) The SR flip-flop of claim 4 14 further comprising an equalization circuit coupled to the first and second NOR gates.
- 25. (Currently amended) The SR flip-flop of claim 1 14 further comprising a gate control circuit coupled to the first and second NOR gates.
- 26. (Currently amended) The SR flip-flop of claim 1 14 in which the first and second NOR gates further comprise an internal drive isolation circuit.
- 27. (Currently amended) A ferroelectric, non-volatile, JK The SR flip-flop of claim 81 further comprising:
 - a J input;
 - a K input;
 - a Q output;
 - a complementary Q output;
- a ferroelectric, non-volatile SR flip-flop including a set input, a reset input, a Q output coupled to the Q output of the JK flip-flop, and a

complementary Q output coupled to the complementary Q output of the JK flip-flop;

a first NAND gate having a first input coupled to the Q output of the <u>SR</u> [JK] flip-flop, a second input coupled to the K input, a third input for receiving a clock signal and an output coupled to the set input of the <u>SR</u> flip-flop; and

a second NAND gate having a first input for receiving the clock signal, a second input coupled to the J input, a third input coupled to the complementary Q output of the <u>SR JK</u> flip-flop and an output coupled to the reset input of the <u>SR flip-flop</u>.

- 28. (Currently amended) The <u>SR JK</u> flip-flop of claim 27 in which the SR flip-flop comprises a NAND-gate based flip-flop.
- 29. (Currently amended) The <u>SR JK</u> flip-flop of claim 27 in which the SR flip-flop comprising a NOR-gate based flip-flop.
- 30. (Currently amended) The <u>SR JK</u> flip-flop of claim 27 further comprising a first controlled power supply coupled to the SR flip-flop.
- 31. (Currently amended) The <u>SR JK</u> flip-flop of claim 30 further comprising a second controlled power supply coupled to the SR flip-flop.
- 32. (Currently amended) The <u>SR JK</u> flip-flop of claim 27 in which the SR flip-flop comprises a ferroelectric capacitor circuit <u>comprises including</u> first, second, and third ferroelectric capacitors.
- 33. (Currently amended) The <u>SR JK</u> flip-flop of claim 32 in which one of the ferroelectric capacitors comprises two serially-coupled matched ferroelectric capacitors.
- 34. (Currently amended) The <u>SR JK</u>] flip-flop of claim 32 further comprising means for selectively coupling the ferroelectric capacitor circuit.
- 35. (Currently amended) The <u>SR JK</u> flip-flop of claim 27 further comprising a precharge circuit coupled to the SR flip-flop.

- 36. (Currently amended) The <u>SR JK</u> flip-flop of claim 27 further comprising an equalization circuit coupled to the SR flip-flop.
- 37. (Currently amended) The <u>SR JK</u> flip-flop of claim 27 further comprising a gate control circuit coupled to the SR flip-flop.
- 38. (Currently amended) The <u>SR JK</u> flip-flop of claim 27 in which the SR flip-flop further comprises an internal drive isolation circuit.
- 39. (Currently amended) A ferroelectric, non-volatile, master-slave JK The SR flip-flop of claim 27 further comprising:

```
a J input;
```

a K input;

a Q output;

a complementary Q output;

a clock input;

a complementary clock input;

a ferroelectric, non-volatile master JK flip-flop for receiving the J, K, and clock inputs, and having a Q output and a complementary Q output;]

a slave JK flip-flop coupled to the complementary clock input, and the Q and complementary Q outputs of the master JK flip-flop, and having a Q output coupled to the Q output of the master-slave JK flip-flop and a complementary Q output coupled to the complementary Q output of the master-slave JK flip-flop interposed between the Q output and the complementary Q output, and the first input of the first NAND gate and the third input of the second NAND gate.

- 40. (Cancelled).
- 41. (Cancelled).
- 42. (Currently amended) The master-slave SR flip-flop of claim 39 in which the slave JK flip-flop comprises a NAND-gate based flip-flop.

- 43. (Currently amended) The master-slave <u>SR</u> flip-flop of claim 39 in which the slave <u>JK</u> flip-flop comprises a NOR-gate based flip-flop.
 - 44. (Cancelled).
- 45. (Currently amended) The master-slave SR flip-flop of claim 39 further comprising at least one controlled power supply coupled to the slave JK flip-flop.
 - 46. (Cancelled).
 - 47. (Cancelled).
 - 48. (Cancelled).
- 49. (Currently amended) The master-slave SR flip-flop of claim 39 in which the slave JK flip-flop comprises a non-volatile ferroelectric flip-flop.
- 50. (Currently amended) The master-slave SR flip-flop of claim 39 in which the slave JK flip-flop comprises a ferroelectric capacitor circuit including first, second, and third ferroelectric capacitors.
- 51. (Currently amended) The master-slave SR flip-flop of claim 50 in which one of the ferroelectric capacitors comprises two serially-coupled matched ferroelectric capacitors.
- 52. (Currently amended) The master-slave SR flip-flop of claim 50 further comprising means for selectively coupling the ferroelectric capacitor circuit.
 - 53. (Cancelled).
- 54. (Currently amended) The master-slave SR flip-flop of claim 39 further comprising a precharge circuit coupled to the slave JK flip-flop.
 - 55. (Cancelled).

- 56. (Currently amended) The master-slave SR flip-flop of claim 39 further comprising an equalization circuit coupled to the slave JK flip-flop.
 - 57. (Cancelled).
- 58. (Currently amended) The JK SR flip-flop of claim 39 further comprising a gate control circuit coupled to the slave JK flip-flop.
 - 59. (Cancelled).
- 60. (Currently amended) The JK SR flip-flop of claim 39 in which the slave JK flip-flop further comprises an internal drive isolation circuit.)
 - 61-80 (Cancelled).
 - 81. (New) A ferroelectric, non-volatile, SR flip-flop comprising:
 - a set input;
 - a reset input;
 - a Q output;
 - a complementary Q output;
- a first logic gate having an internal circuit node, a first input coupled to the set input, a second input coupled to the output, and an output coupled to the complementary Q output;

a second logic gate having an internal circuit node, a first input coupled to the reset input, a second input coupled to the complementary Q output, and an output coupled to the Q output; and

a ferroelectric capacitor circuit including at least one ferroelectric load capacitor and at least one ferroelectric storage capacitor coupled between the internal node of the first logic gate and the internal node of the second logic gate.